17 February 2005 (17.02.2005)



(43) International Publication Date

PCT

(10) International Publication Number WO 2005/015188 A1

- (51) International Patent Classification⁷: G01N 21/956, G12B 21/02, 21/22
- (21) International Application Number:

PCT/JP2003/012389

(22) International Filing Date:

29 September 2003 (29.09.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2003-289031

7 August 2003 (07.08.2003) JP

(71) Applicant (for all designated States except US): NEC ELECTRONICS CORPORATION [JP/JP]; 1753 Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 (JP). (72) Inventor; and


- (75) Inventor/Applicant (for US only): KUNIMUNE, Yorinobu [JP/JP]; c/o NEC Electronics Corporation, 1753 Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 (JP).
- (74) Agent: FUJIMAKI, Masanori; 5th Floor, Fukoku Seimei Building, 2-2, Uchisaiwaicho 2-chome, Chiyoda-ku, Tokyo 100-0011 (JP).
- (81) Designated States (national): CN, KR, US.
- (84) Designated States (regional): European patent (DE, FR)

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SCANNING PROBE INSPECTION APPARATUS



(57) Abstract: A pair of pads (1) are formed on an insulating layer formed on a top surface of a substrate, and a plurality of through- holes (2) are arrangedlaid out at equal intervalsintervals between the pads (1). adjoining through holes (2)are connected alternately upper-layer wireupper interconnect lines (4) exposed on the insulating layer or lower-layer wirelower interconnect lines (3) buried in the insulating layer, thus constituting a check pattern. A DC power supply (12) is connected between the pair of pads (1), and a constant current lo is supplied to a chain pattern of the through holes (2). Two probes

(10) move on a chip surface along the chain pattern of the through holes (2) while keeping a given intervalspacing d. Accordingly, the probes (10) sequentially scan the upper-layer wireupper interconnect lines (4) exposed through the chip surface of the chain pattern of the through-holes (2).

BEST AVAILABLE COPY

2005/015188 A1 |||